中文字幕区一区二,国产乱肉妇乱免费,摸丰满大乳奶水在线播放视频,鲁一鲁在线视频,婷婷一区二区三区四区,黄视频网站免费看,成人免费va视频

職位描述：
responsibilities:
1.according to the design specification, be responsible for the verification plan and verification objective definition.
2.test-bench development (modeling, assertions, checkers, monitors, score-board, regressions, coverage), test-case development (sequence, vrad) and integration.
3.work with random verification methodology(vmm, ovm, uvm, erm)
4.work as an independent verification engineers to check the design functionality at soc module level and chip level.
5.work as interface with front-end and back-end engineer to optimize or review the design architecture and implementation.
6.verilog or vhdl coding according to design specification or external/internal ip integration.
7.support the post simulation with gate-level verilog or vhdl netlist.
requirements:
1.either bachelor, master or phd in microelectronics, electronic engineering, or related field， 2+ years of verification working experience.
2.experience with verification language (specman/e-language, system-verilog, vera)
3.experience with rtl coding and simulators (modelsim, nc-sim).
4.basic knowledge of script language (perl, tcl, c-language and so on)
5.knowledge about 2g/3g/lte handset baseband architecture, arm, ahb architecture is a plus.
6.knowledge about baseband chip peripheral(usb2.0/usb3.0, ssic, mipi) is a plus.
7.team oriented, love to work in young, international and highly motivated teams.
8.good command of english